

EXHIBIT 021

U.S. Patent No. 7,594,052 (Radulescu & Goossens)**“Integrated circuit and method of communication service mapping”**

'052 Patent Claim	Samsung Exynos 1280 System on Chip ¹
6. Method of communication service mapping in an integrated circuit, having a plurality of processing modules (M, S),	Without conceding that the preamble of claim 6 of the '052 Patent is limiting, Samsung Electronics Co., Ltd.'s (hereinafter, “Samsung”) Exynos 1280 system on chip (hereinafter, the “Exynos SoC”) is an integrated circuit and performs a method of communication service mapping in an integrated circuit, having a plurality of processing modules (M, S), either literally or under the doctrine of equivalents.

¹ The Exynos SoC is charted as a representative product made used, sold, offered for sale, and/or imported by or on behalf of Samsung. The citations to evidence contained herein are illustrative and should not be understood to be limiting. The right is expressly reserved to rely upon additional or different evidence, or to rely on additional citations to the evidence cited already cited herein.



U.S. Patent No. 7,594,052 (Radulescu & Goossens)
 “Integrated circuit and method of communication service mapping”

'052 Patent Claim	Samsung Exynos 1280 System on Chip ¹
	<div data-bbox="533 261 791 310">SAMSUNG</div> <div data-bbox="533 388 739 420">Product brief</div> <div data-bbox="533 428 959 466">Create infinite possibilities</div> <div data-bbox="533 526 1117 634">Exynos 1280</div> <div data-bbox="533 768 676 802">Highlights</div> <div data-bbox="533 823 1199 915"> A mobile processor ready for 5G and AI Advanced ISP and MFC for rich multimedia experience Powerful octa-core CPU and GPU </div> <div data-bbox="516 1027 911 1390">  </div> <div data-bbox="989 1031 1136 1063">5G for all</div> <div data-bbox="989 1076 1871 1218"> Exynos1280 is a mobile processor based on a 64-bit RISC processor. It contains a 5G modem, which is compliant with two types of 5G network (Sub-6GHz and mmWave), as well as all legacy networks. It is built using an advanced 5nm EUV process for high power efficiency. </div> <div data-bbox="989 1310 1413 1347">All-in-one processor for 5G</div> <div data-bbox="989 1356 1820 1386"> The Exynos 1280 embedded modem supports both sub-6GHz (Frequency Range </div>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)**“Integrated circuit and method of communication service mapping”**

'052 Patent Claim	Samsung Exynos 1280 System on Chip ¹																										
	<p data-bbox="499 250 1486 282">https://semiconductor.samsung.com/resources/brochure/Exynos1280.pdf</p> <p data-bbox="499 363 1881 436">The Exynos SoC comprises a plurality of processing modules (M, S), for example Arm Cortex-A78 core, Cortex-A55 core, Arm Mali-G68 GPU, and AI Engine with NPU:</p> <h2 data-bbox="514 477 873 537">Specifications</h2> <table border="1" data-bbox="514 560 1881 1198"> <thead> <tr> <th></th><th>Exynos 1280</th></tr> </thead> <tbody> <tr> <td>CPU</td><td>Cortex[®]-A78 x 2 + Cortex[®]-A55 x 6</td></tr> <tr> <td>GPU</td><td>Mali[™]-G68</td></tr> <tr> <td>AI</td><td>AI Engine with NPU</td></tr> <tr> <td>Modem</td><td>5G NR Sub-6GHz 2.55Gbps (DL) / 1.28Gbps (UL) 5G NR mmWave 1.84Gbps (DL) / 0.92Gbps (UL) LTE Cat.18 6CC 1.2Gbps (DL) / Cat.18 2CC 200Mbps (UL)</td></tr> <tr> <td>Connectivity</td><td>WiFi 802.11ac MIMO with Dual-band (2.4/5G), Bluetooth[®] 5.2, FM Radio Rx</td></tr> <tr> <td>GNSS</td><td>Quad-constellation multi-signal for L1 and L5 GNSS</td></tr> <tr> <td>Camera</td><td>Up to 108MP in single camera mode, Single-camera 32MP @30fps</td></tr> <tr> <td>Video</td><td>4K 30fps encoding and decoding</td></tr> <tr> <td>Display</td><td>Full HD+@120Hz</td></tr> <tr> <td>Memory</td><td>LPDDR4x</td></tr> <tr> <td>Storage</td><td>UFS v2.2</td></tr> <tr> <td>Process</td><td>5nm</td></tr> </tbody> </table> <p data-bbox="499 1224 1486 1256">https://semiconductor.samsung.com/resources/brochure/Exynos1280.pdf</p>		Exynos 1280	CPU	Cortex [®] -A78 x 2 + Cortex [®] -A55 x 6	GPU	Mali [™] -G68	AI	AI Engine with NPU	Modem	5G NR Sub-6GHz 2.55Gbps (DL) / 1.28Gbps (UL) 5G NR mmWave 1.84Gbps (DL) / 0.92Gbps (UL) LTE Cat.18 6CC 1.2Gbps (DL) / Cat.18 2CC 200Mbps (UL)	Connectivity	WiFi 802.11ac MIMO with Dual-band (2.4/5G), Bluetooth [®] 5.2, FM Radio Rx	GNSS	Quad-constellation multi-signal for L1 and L5 GNSS	Camera	Up to 108MP in single camera mode, Single-camera 32MP @30fps	Video	4K 30fps encoding and decoding	Display	Full HD+@120Hz	Memory	LPDDR4x	Storage	UFS v2.2	Process	5nm
	Exynos 1280																										
CPU	Cortex [®] -A78 x 2 + Cortex [®] -A55 x 6																										
GPU	Mali [™] -G68																										
AI	AI Engine with NPU																										
Modem	5G NR Sub-6GHz 2.55Gbps (DL) / 1.28Gbps (UL) 5G NR mmWave 1.84Gbps (DL) / 0.92Gbps (UL) LTE Cat.18 6CC 1.2Gbps (DL) / Cat.18 2CC 200Mbps (UL)																										
Connectivity	WiFi 802.11ac MIMO with Dual-band (2.4/5G), Bluetooth [®] 5.2, FM Radio Rx																										
GNSS	Quad-constellation multi-signal for L1 and L5 GNSS																										
Camera	Up to 108MP in single camera mode, Single-camera 32MP @30fps																										
Video	4K 30fps encoding and decoding																										
Display	Full HD+@120Hz																										
Memory	LPDDR4x																										
Storage	UFS v2.2																										
Process	5nm																										

U.S. Patent No. 7,594,052 (Radulescu & Goossens)**“Integrated circuit and method of communication service mapping”**


'052 Patent Claim	Samsung Exynos 1280 System on Chip ¹
	<p data-bbox="499 253 1829 329">The Exynos SoC utilizes Arteris network on chip interconnect technology, and/or a derivative thereof, (collectively, the “Arteris NoC”) for communication service mapping:</p> <div data-bbox="508 370 1249 1284">  <p data-bbox="569 440 810 505">Samsung</p>  <p data-bbox="569 773 1182 1008">Samsung uses Arteris FlexNoC IP in its Samsung Exynos mobile phone applications processors, digital baseband modems, 4K SUHD TVs and Artik IoT modules.</p> <p data-bbox="762 1138 982 1166">LEARN MORE »</p> </div> <p data-bbox="499 1300 1713 1334">https://web.archive.org/web/20210514110614/https://www.arteris.com/customers</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Samsung Exynos 1280 System on Chip ¹
	<p data-bbox="590 250 1577 418">Arteris IP FlexNoC® Interconnect Licensed by Samsung's System LSI Business for Digital TV Chips</p> <p data-bbox="888 456 1278 483">by Kurt Shuler, on April 23, 2019</p> <p data-bbox="543 537 1598 659">CAMPBELL, Calif. –April 23, 2019– Arteris IP, the world's leading supplier of innovative, silicon-proven network-on-chip (NoC) interconnect semiconductor intellectual property, today announced that Samsung's System LSI Business has renewed multiple Arteris IP FlexNoC Interconnect licenses for use in multiple high-performance digital TV (DTV) processing chips utilizing Samsung's latest semiconductor technology process nodes.</p> <p data-bbox="550 703 1530 873"> “Over many years, FlexNoC interconnect IP has helped us accelerate implementation of our digital TV chip designs on our latest semiconductor process nodes. This core interconnect technology is required to develop complex and highly optimized chips in a predictable, low-risk fashion.” </p> <p data-bbox="1304 971 1570 1016">SAMSUNG</p> <p data-bbox="1224 1081 1570 1101"><i>Jaeyoul Lee, Vice President, Samsung Electronics</i></p> <p data-bbox="543 1159 1619 1216">Samsung first licensed FlexNoC interconnect IP in 2010. Since then, Samsung has used Arteris interconnect IP to enable complex SoC architectures in chips like the Exynos mobile processors and other electronic systems.</p> <p data-bbox="501 1252 1577 1284">https://www.arteris.com/press-releases/samsung-lsi-dtv-arteris-ip-flexnoc</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)
 “Integrated circuit and method of communication service mapping”

'052 Patent Claim	Samsung Exynos 1280 System on Chip ¹
	<p align="center">Arteris Interconnect IP Solution Selected by Samsung for Mobile SoC Deployment</p> <p align="center">by Kurt Shuler, on November 02, 2010</p> <p>Network-on-Chip (NoC) interconnect technology leader enables higher performance and more cost effective designs for mobile phone systems-on-chip (SoCs)</p> <p>SUNNYVALE, California — November 2, 2010 — Arteris, Inc., a leading supplier of on-chip interconnect IP solutions, today announced that Samsung Electronics Co., Ltd., has selected Arteris' interconnect solutions for multiple chips within Samsung's mobile SOC products. Samsung chose Arteris interconnect IP to support the high speed inter-chip communication requirements in next generation mobile SOC products.</p> <p>“<i>The Arteris interconnect IP offers us a convenient solution to handle the high speed communication needed between our SoC and external modem IC. Our customers will benefit from the lower BOM cost and power consumption as a result of this IP. We look forward to Arteris' interconnect IP helping us shorten development schedules and lower risks associated with compatibility.</i></p> <div align="right">  </div> <p align="right"><small>Thomas Kim, Vice President, SoC Platform Development, System LSI, Samsung Electronics</small></p> <p>https://www.arteris.com/press-releases/pr_2010_nov_02?hsLang=en-us</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*


'052 Patent Claim	Samsung Exynos 1280 System on Chip ¹
	<p>The Arteris NoC performs communication service mapping in the Exynos SoC.</p> <p>For example, the Arteris NoC uses Network Interface Units (NIUs), which “translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols” and in the Arteris NoC “[m]ost transactions require the following two-step transfers,” including “[a] master send[ing] request packets” and “the slave return[ing] response packets”:</p> <p>11.3.1.1 Transaction Layer</p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> • A master sends request packets. • Then, the slave returns response packets. <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU’s transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Samsung Exynos 1280 System on Chip ¹
	<p>on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Samsung Exynos 1280 System on Chip ¹
	 <p>FIGURE 11.1 NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 311, 312-313; see <i>id</i> at 308 (explaining that Chapter 11 of this book describes the function of the Arteris NoC: “In this chapter we will present an MPSoC platform [...] using Arteris NoC as communication infrastructure.”).</p>
wherein at least one first of said processing modules (M) requests at least	Without conceding that the preamble of claim 6 of the '052 Patent is limiting, at least one first of said processing modules (M) of the Exynos SoC utilizes the Arteris NoC to request at least one communication service to at least one second processing module (S) based on specific communication properties and at least one communication service identification wherein said at least one communication service identification comprises at least one communication thread or at

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*


'052 Patent Claim	Samsung Exynos 1280 System on Chip ¹
<p>one communication service to at least one second processing module (S) based on specific communication properties and at least one communication service identification, wherein said at least one communication service identification comprises at least one communication thread or at least one address range, said address range for identifying one or more second processing modules (S) or a memory region</p>	<p>least one address range, said address range for identifying one or more second processing modules (S) or a memory region within said one or more second processing modules (S), either literally or under the doctrine of equivalents.</p> <p>For example, the Arteris NoC utilized by the Exynos SoC uses Network Interface Units (NIUs), which “translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols” and in the Arteris NoC, “[m]ost transactions require the following two-step transfers,” including “[a] master send[ing] request packets” and “the slave return[ing] response packets”:</p> <p>11.3.1.1 Transaction Layer</p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> • A master sends request packets. • Then, the slave returns response packets. <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU’s transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Samsung Exynos 1280 System on Chip ¹
within said one or more second processing modules (S),	<p>on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Samsung Exynos 1280 System on Chip ¹
	 <p>FIGURE 11.1 NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 311, 312-313.</p> <p>The “Arteris NTTP protocol is packet-based” and the packets, which have “header and necker cells [that] contain information relative to routing, payload size, packet type, and the packet target address,” are “transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes”:</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Samsung Exynos 1280 System on Chip ¹
	<p data-bbox="514 267 924 305">11.3.1.2 Transport Layer</p> <p data-bbox="514 321 1711 743">The Arteris NTTP protocol is packet-based. Packets created by NIUs are transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes. All packets are comprised of cells: a header cell, an optional necker cell, and possibly one or more data cells (for packet definition see Figure 11.2; further descriptions of the packet can be found in the next subsection). The header and necker cells contain information relative to routing, payload size, packet type, and the packet target address. Formats for request packets and response packets are slightly different, with the key difference being the presence of an additional cell, the necker, in the request packet to provide detailed addressing information to the target.</p> <p data-bbox="514 763 640 795"><i>Id.</i> at 313.</p> <p data-bbox="514 844 1806 998">As yet a further illustration, packets in the Arteris NoC are “delivered as words that are sent along links and “[o]ne link (represented in Figure 11.1) defines the following signals,” which include “the current priority of the packet used to define preferred traffic class (or Quality of Service)” and “[f]low control”:</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

maximum cell-width (header, necker, and data cell) and the link-width. One link (represented in [Figure 11.1](#)) defines the following signals:

- **Data**—Data word of the width specified at design-time.
- **Frm**—When asserted high, indicates that a packet is being transmitted.
- **Head**—When asserted high, indicates the current word contains a packet header. When the link-width is smaller than single (SGL), the header transmission is split into several word transfers. However, the Head signal is asserted during the first transfer only.
- **TailOfs**—Packet tail: when asserted high, indicates that the current word contains the last packet cell. When the link-width is smaller than single (SGL), the last cell transmission is split into several word transfers. However, the Tail signal is asserted during the first transfer only.
- **Pres.**—Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in [Figure 11.2](#)).
- **Vld**—Data valid: when asserted high, indicates that a word is being transmitted.
- **RxRdy**—Flow control: when asserted high, the receiver is ready to accept word. When de-asserted, the receiver is busy.

This signal set, which constitutes the Media Independent NoC Interface (MINI), is the foundation for NTPP communications.

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Samsung Exynos 1280 System on Chip ¹																																							
	<p><i>Id.</i> at 313-314.</p> <p>As a further example, the packets sent in the Arteris NoC are “composed of cells that are organized into fields, with each field carrying specific information,” including “Pres,” “Slave address” and “Slave offset”:</p> <table><tr><th>Field</th><th>Size</th><th>Function</th></tr><tr><td>Opcode</td><td>4 bits/3 bits</td><td>Packet type: 4 bits for requests, 3 bits for responses</td></tr><tr><td>MstAddr</td><td>User Defined</td><td>Master address</td></tr><tr><td>SlvAddr</td><td>User Defined</td><td>Slave address</td></tr><tr><td>SlvOfs</td><td>User Defined</td><td>Slave offset</td></tr><tr><td>Len</td><td>User Defined</td><td>Payload length</td></tr><tr><td>Tag</td><td>User Defined</td><td>Tag</td></tr><tr><td>Prs</td><td>User defined (0 to 2)</td><td>Pressure</td></tr><tr><td>BE</td><td>0 or 4 bits</td><td>Byte enables</td></tr><tr><td>CE</td><td>1 bit</td><td>Cell error</td></tr><tr><td>Data</td><td>32 bits</td><td>Packet payload</td></tr><tr><td>Info</td><td>User Defined</td><td>Information about services supported by the NoC</td></tr><tr><td>Err</td><td>1 bit</td><td>Error bit</td></tr></table>	Field	Size	Function	Opcode	4 bits/3 bits	Packet type: 4 bits for requests, 3 bits for responses	MstAddr	User Defined	Master address	SlvAddr	User Defined	Slave address	SlvOfs	User Defined	Slave offset	Len	User Defined	Payload length	Tag	User Defined	Tag	Prs	User defined (0 to 2)	Pressure	BE	0 or 4 bits	Byte enables	CE	1 bit	Cell error	Data	32 bits	Packet payload	Info	User Defined	Information about services supported by the NoC	Err	1 bit	Error bit
Field	Size	Function																																						
Opcode	4 bits/3 bits	Packet type: 4 bits for requests, 3 bits for responses																																						
MstAddr	User Defined	Master address																																						
SlvAddr	User Defined	Slave address																																						
SlvOfs	User Defined	Slave offset																																						
Len	User Defined	Payload length																																						
Tag	User Defined	Tag																																						
Prs	User defined (0 to 2)	Pressure																																						
BE	0 or 4 bits	Byte enables																																						
CE	1 bit	Cell error																																						
Data	32 bits	Packet payload																																						
Info	User Defined	Information about services supported by the NoC																																						
Err	1 bit	Error bit																																						

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Samsung Exynos 1280 System on Chip ¹																							
	<table> <tr> <td>StartOfs</td> <td>2 bits</td> <td>Start offset</td> </tr> <tr> <td>StopOfs</td> <td>2 bits</td> <td>Stop offset</td> </tr> <tr> <td>WrpSize</td> <td>4 bits</td> <td>Wrap size</td> </tr> <tr> <td>Rsv</td> <td>Variable</td> <td>Reserved</td> </tr> <tr> <td>CtlId</td> <td>4 bits/3 bits</td> <td>Control identifier, for control packets only</td> </tr> <tr> <td>CtlInfo</td> <td>Variable</td> <td>Control information, for control packets only</td> </tr> <tr> <td>EvtId</td> <td>User defined</td> <td>Event identifier, for event packets only</td> </tr> </table>	StartOfs	2 bits	Start offset	StopOfs	2 bits	Stop offset	WrpSize	4 bits	Wrap size	Rsv	Variable	Reserved	CtlId	4 bits/3 bits	Control identifier, for control packets only	CtlInfo	Variable	Control information, for control packets only	EvtId	User defined	Event identifier, for event packets only		
StartOfs	2 bits	Start offset																						
StopOfs	2 bits	Stop offset																						
WrpSize	4 bits	Wrap size																						
Rsv	Variable	Reserved																						
CtlId	4 bits/3 bits	Control identifier, for control packets only																						
CtlInfo	Variable	Control information, for control packets only																						
EvtId	User defined	Event identifier, for event packets only																						
	<p>The diagram illustrates the NTTP packet structure. It shows two packet formats. The top format is a 36-bit packet with fields: Header (Info, Tag, Err, Len, Master Address, Slave offset, Slave Address, Prs, Opcode, StartOfs, StopOfs), Necker, and Data. The bottom format is a 32-bit packet with fields: Header (Rsv, Len, Info, Tag, Master Address, Prs, Opcode), Data, and another Data field. Bit positions are indicated above the fields.</p>																							
	<p>FIGURE 11.2 NTTP packet structure.</p>																							
	<p>Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 313, 314-315.</p>																							

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Samsung Exynos 1280 System on Chip ¹
	As further illustration, “[f]or the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2).” <i>Id.</i> at 318.
<p>comprising the steps of:</p> <p>coupling said plurality of processing modules (M, S) by an interconnect means (N) and enabling a connection based communication having a set of connection properties,</p>	<p>The Arteris NoC utilized by the Exynos SoC couples the plurality of processing modules (M, S) by an interconnect means (N) and enables a connection based communication having a set of connection properties, either literally or under the doctrine of equivalents.</p> <p>The Arteris NoC couples the plurality of processing modules in the Exynos SoC by an interconnect means. A large SoC, such as the Exynos SoC may include multiple classes of Arteris NoC interconnect:</p>


U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Samsung Exynos 1280 System on Chip ¹
	<div data-bbox="525 259 1575 357"> <h2 style="color: orange;">Logical Interconnect Topology Development</h2> <p>FLEXNOC & NCORE INTERCONNECT IPS DEFINE ARCHITECTURES</p> </div> <div data-bbox="525 357 1869 812"> </div> <div data-bbox="525 812 1743 917"> <ul style="list-style-type: none"> • ArChip16 Example: Large SoCs have multiple classes of interconnect <ul style="list-style-type: none"> – Non-coherent, Coherent, Control/Status, Observability, etc. • Ncore & FlexNoC interconnects are managed separately from IP blocks, increasing design flexibility </div> <div data-bbox="499 950 1879 998" style="background-color: #f0f0f0; padding: 5px;"> <div style="display: flex; justify-content: space-between; align-items: center;"> ARTERIS IP ISPD 2018, 28 March 2018 Copyright © 2018 Arteris IP 9 </div> </div> <div data-bbox="487 1031 1894 1391"> <p>See Physical Interconnect Aware Network Optimizer, http://www.ispd.cc/slides/2018/s7_2.pdf, at slide 9.</p> <p>The Arteris NoC enables a connection based communication having a set of connection properties.</p> <p>For example, in the Arteris NoC, “[a]n NTTP transaction is typically made of request packets, traveling through the request network between the master and the slave NIUs, and response packets that are exchanged between a slave NIU and a master NIU through the response network.... Transactions are handed off to the transport layer, which is responsible for delivering</p> </div>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Samsung Exynos 1280 System on Chip ¹
	<p>packets between endpoints of the NoC (using links, routers, muxes, rated adapters, FIFOs, etc.). Between NoC components, packets are physically transported as cells across various interfaces, a cell being a basic data unit being transported. This is illustrated in Figure 11.1, with one master and one slave node, and one router in the request and response path.”</p>  <p>FIGURE 11.1 NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 312-313.</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Samsung Exynos 1280 System on Chip ¹
	<p>The “Arteris NTTP protocol is packet-based” and the packets, which have “header and necker cells [that] contain information relative to routing, payload size, packet type, and the packet target address,” are “transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes”:</p> <p>11.3.1.2 Transport Layer</p> <p>The Arteris NTTP protocol is packet-based. Packets created by NIUs are transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes. All packets are comprised of cells: a header cell, an optional necker cell, and possibly one or more data cells (for packet definition see Figure 11.2; further descriptions of the packet can be found in the next subsection). The header and necker cells contain information relative to routing, payload size, packet type, and the packet target address. Formats for request packets and response packets are slightly different, with the key difference being the presence of an additional cell, the necker, in the request packet to provide detailed addressing information to the target.</p> <p><i>Id.</i> at 313.</p> <p>As a further illustration, packets in the Arteris NoC are “delivered as words that are sent along links and “[o]ne link (represented in Figure 11.1) defines the following signals,” which include “the current priority of the packet used to define preferred traffic class (or Quality of Service)” and “[f]low control”:</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

maximum cell-width (header, necker, and data cell) and the link-width. One link (represented in [Figure 11.1](#)) defines the following signals:

- **Data**—Data word of the width specified at design-time.
- **Frm**—When asserted high, indicates that a packet is being transmitted.
- **Head**—When asserted high, indicates the current word contains a packet header. When the link-width is smaller than single (SGL), the header transmission is split into several word transfers. However, the Head signal is asserted during the first transfer only.
- **TailOfs**—Packet tail: when asserted high, indicates that the current word contains the last packet cell. When the link-width is smaller than single (SGL), the last cell transmission is split into several word transfers. However, the Tail signal is asserted during the first transfer only.
- **Pres.**—Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in [Figure 11.2](#)).
- **Vld**—Data valid: when asserted high, indicates that a word is being transmitted.
- **RxRdy**—Flow control: when asserted high, the receiver is ready to accept word. When de-asserted, the receiver is busy.

This signal set, which constitutes the Media Independent NoC Interface (MINI), is the foundation for NTTP communications.

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Samsung Exynos 1280 System on Chip ¹
	<p><i>Id.</i> at 313-314.</p> <p>As yet a further illustration, the Arteris NoC implements Quality of Service (QoS) to “provide[] a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic”; QoS, which includes guarantees of, for example, throughput and/or latency, “is achieved by exploiting the signal pressure embedded into the NTTP packet definition” where the “pressure signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed”; and the “pressure information will be embedded in the NTTP packet at the NIU level”:</p> <p>Quality of Service (QoS). The QoS is a very important feature in the inter-connect infrastructures because it provides a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic. Usually the end users are looking for guarantees on bandwidth and/or end-to-end communication latency. Different mechanisms and strategies have been proposed in the literature. For instance, in <i>Æthereal NoC</i> [11,24] proposed by NXP, a TDMA approach allows the specification of two traffic categories [25]: BE and GT.</p> <p>In the Arteris NoC, the QoS is achieved by exploiting the signal pressure embedded into the NTTP packet definition (Figures 11.1 and 11.2). The pressure</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Samsung Exynos 1280 System on Chip ¹
	<p>signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed. For example, we can imagine associating the generation of the pressure signal when a certain threshold has been reached in the FIFO of the corresponding IP. This pressure information will be embedded in the NTTP packet at the NIU level: packets that have pressure bits equal to zero will be considered without QoS; packets with a nonzero value of the pressure bit will indicate preferred traffic class.* Such a QoS mechanism offers immediate service to the most urgent inputs and variables, and fair service whenever there are multiple contending inputs of equal urgency (BE). Within switches, arbitration decisions favor preferred packets and allocate remaining bandwidth (after preferred packets are served) fairly to contending packets. When there are contending preferred packets at the same pressure level, arbitration decisions among them are also fair.</p> <p>The Arteris NoC supports the following four different traffic classes:</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Samsung Exynos 1280 System on Chip ¹
	<ul style="list-style-type: none"> • Real time and low latency (RTLL)—Traffic flows that require the lowest possible latency. Sometimes it is acceptable to have brief intervals of longer latency as long as the average latency is low. Care must be taken to avoid starving other traffic flows as a side effect of pursuing low latency. • Guaranteed throughput (GT)—Traffic flows that must maintain their throughput over a relatively long time interval. The actual bandwidth needed can be highly variable even over long intervals. Dynamic pressure is employed for this traffic class. • Guaranteed bandwidth (GBW)—Traffic flows that require a guaranteed amount of bandwidth over a relatively long time interval. Over short periods, the network may lag or lead in providing this bandwidth. Bandwidth meters may be inserted onto links in the NoC to regulate these flows, using either of the two methods. If the flow is assigned high pressure, the meter asserts backpressure (flow control) to prevent the flow from exceeding a maximum bandwidth. Alternatively, the meter can modulate the flows pressure (priority) dynamically as needed to maintain an average bandwidth. • Best effort (BE)—Traffic flows that do not require guaranteed latency or throughput but have an expectation of fairness.

U.S. Patent No. 7,594,052 (Radulescu & Goossens)
 “Integrated circuit and method of communication service mapping”

'052 Patent Claim

Samsung Exynos 1280 System on Chip¹

* Note that in the NTTP packet, the pressure field allows more then one bit, resulting in multiple levels of preferred traffic.

Networks-On-Chips Theory and Practice, <https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0>, at 315-316.

Connections within the Arteris NoC interconnect may be defined by a connectivity table:

Connectivity Map → Interconnect Connections → Layout

Column	Row	Modifications	Defer
Audio/A/I/O	✓		
BT/A/I/O	✓		
CPULinkA/I/O	✓		
CPULinkB/I/O	✓		
Crypto/A/I/O	✓		
DMA/A/I/O	✓		
DSP/A/I/O	✓		
Debug/A/I/O	✓		
FromVideoNoC/A/I/O	✓		
GPU/A/I/O	✓		
MCU/A/I/O	✓		
Modem/A/I/O	✓		
PCIE/A/I/O	✓		
PS/A/I/O	✓		
USB2/A/I/O	✓		
USB3/A/I/O	✓		
WiFi/A/I/O	✓		

DC-Topographical

- Connectivity table defines interconnect connections within the floorplan
- Routes must pass through available channels in the floorplan
- Connectivity passes from initiator NIU to switch, to link, to RC buffers and finally to target NIU


ARTERISIP

ISPD 2018, 28 March 2018

Copyright © 2018 Arteris IP | 12

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Samsung Exynos 1280 System on Chip ¹						
	<p>See Physical Interconnect Aware Network Optimizer, http://www.ispd.cc/slides/2018/s7_2.pdf, at slide 12.</p> <p>As a further illustration, connections within the Arteris NoC may be classified by traffic class and traffic classes, including related to, for example, latency, may be mapped onto the Arteris interconnect topology:</p> <p>Memory NoC:</p> <h2>Interconnect Topology – Traffic Classes</h2> <p>Classify your IP connections per class of traffic:</p> <table border="1" data-bbox="535 833 1119 963"> <tbody> <tr> <td>Best Effort (BE)</td><td>Image system</td></tr> <tr> <td>Low Latency (LL)</td><td>SRAM</td></tr> <tr> <td>High Bandwidth (HB)</td><td>Main/Coherency</td></tr> </tbody> </table>  <p>The screenshot shows a configuration window with a table of traffic class mappings. The table has columns for traffic classes (BE, LL, HB) and rows for different NoC components. The 'FromCohNoCMem/I/O' and 'FromMainNoC/I/O' connections are marked with green checkmarks, indicating successful mapping.</p> <p>ARTERIS IP</p> <p>ISPD 2018, 28 March 2018</p> <p>Copyright © 2018 Arteris IP 13</p>	Best Effort (BE)	Image system	Low Latency (LL)	SRAM	High Bandwidth (HB)	Main/Coherency
Best Effort (BE)	Image system						
Low Latency (LL)	SRAM						
High Bandwidth (HB)	Main/Coherency						

U.S. Patent No. 7,594,052 (Radulescu & Goossens)
 “Integrated circuit and method of communication service mapping”

'052 Patent Claim	Samsung Exynos 1280 System on Chip ¹																		
	<p>Memory NoC: Traffic classes are mapped onto logical interconnect topology</p> <div style="display: flex; justify-content: space-around; align-items: flex-start;"> <div data-bbox="541 394 1186 863"> <table border="1"> <thead> <tr> <th>Column</th> <th>Row</th> <th>Modifications</th> </tr> </thead> <tbody> <tr> <td>CSI/I/O</td> <td>BE</td> <td>BE</td> </tr> <tr> <td>DSI/I/O</td> <td>BE</td> <td>BE</td> </tr> <tr> <td>FromCohNoCMem/I/O</td> <td>LL</td> <td>HB</td> </tr> <tr> <td>FromMainNoC/I/O</td> <td>LL</td> <td>HB</td> </tr> <tr> <td>ISP/I/O</td> <td>BE</td> <td>BE</td> </tr> </tbody> </table> </div> <div data-bbox="1222 394 1816 906"> </div> </div>	Column	Row	Modifications	CSI/I/O	BE	BE	DSI/I/O	BE	BE	FromCohNoCMem/I/O	LL	HB	FromMainNoC/I/O	LL	HB	ISP/I/O	BE	BE
Column	Row	Modifications																	
CSI/I/O	BE	BE																	
DSI/I/O	BE	BE																	
FromCohNoCMem/I/O	LL	HB																	
FromMainNoC/I/O	LL	HB																	
ISP/I/O	BE	BE																	

ARTERIS IP

ISPD 2018, 28 March 2018

Copyright © 2018 Arteris IP | 16

U.S. Patent No. 7,594,052 (Radulescu & Goossens)


“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Samsung Exynos 1280 System on Chip ¹
	<p style="text-align: center;">Memory Access Traffic Classes</p> <ul style="list-style-type: none"> Cache Coherent (CC) Low Latency (LL) High Bandwidth (HB) Best Effort (BE) <ul style="list-style-type: none"> Cache Coherent (CC) within Compute Cluster Low Latency (LL) to SRAM High Bandwidth (HB) to DRAM & Cache Fill Best Effort (BE) for Peripherals & DMA QoS for Video Multiple functional NoCs interacting Physically Constrained <p style="text-align: center;"> ISPD 2018, 28 March 2018 Copyright © 2018 Arteris IP 11 </p> <p>See Physical Interconnect Aware Network Optimizer, http://www.ispd.cc/slides/2018/s7_2.pdf, at slides 11, 13, 16.</p>
controlling the communication between said at least one first of said plurality of	The Arteris NoC utilized by the Exynos SoC controls the communication between said at least one first of said plurality of processing modules (M) and said interconnect means (N) by at least one network interface (NI) associated to said at least one first of said processing modules, either literally or under the doctrine of equivalents.

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Samsung Exynos 1280 System on Chip ¹
processing modules (M) and said interconnect means (N) by at least one network interface (NI) associated to said at least one first of said processing modules,	<p>For example, the Arteris NoC used by the Exynos SoC has “Network Interface Units (NIU) connecting IP blocks to the network” with “[i]nterface units for OCP, AMBA AHB, APB, and AXI protocols [...] provided.”</p> <p>Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 311.</p> <p>In the Arteris NoC, “[t]ransaction layer services are provided to the nodes at the periphery of the NoC by special units called Network Interface Units (NIUs).”</p> <p><i>Id.</i></p> <p>In the Arteris NoC, “[a]n NTTP transaction is typically made of request packets, traveling through the request network between the master and the slave NIUs, and response packets that are exchanged between a slave NIU and a master NIU through the response network.... Transactions are handed off to the transport layer, which is responsible for delivering packets between endpoints of the NoC (using links, routers, muxes, rated adapters, FIFOs, etc.). Between NoC components, packets are physically transported as cells across various interfaces, a cell being a basic data unit being transported. This is illustrated in Figure 11.1, with one master and one slave node, and one router in the request and response path.”</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Samsung Exynos 1280 System on Chip ¹
	 <p>FIGURE 11.1 NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 312-313.</p> <p>In the Arteris NoC, “transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols”:</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)


“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Samsung Exynos 1280 System on Chip ¹
	<p data-bbox="520 261 1010 302">11.3.1.1 Transaction Layer</p> <p data-bbox="520 318 1854 505">The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul data-bbox="594 553 1352 654" style="list-style-type: none"> • A master sends request packets. • Then, the slave returns response packets. <p data-bbox="520 703 1854 1284">As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p> <p data-bbox="506 1341 695 1373"><i>Id.</i> at 312-313.</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)**“Integrated circuit and method of communication service mapping”**

'052 Patent Claim	Samsung Exynos 1280 System on Chip ¹
mapping the requested at least one communication service based on said specific communication properties to a connection based on a set of connection properties according to said at least one communication service identification.	<p>The Arteris NoC utilized by the Exynos SoC maps the requested at least one communication service based on said specific communication properties to a connection based on a set of connection properties according to said at least one communication service identification, either literally or under the doctrine of equivalents.</p> <p>For example, in the Arteris NoC used by the Exynos SoC, “[a]n NTTP transaction is typically made of request packets, traveling through the request network between the master and the slave NIUs, and response packets that are exchanged between a slave NIU and a master NIU through the response network.... Transactions are handed off to the transport layer, which is responsible for delivering packets between endpoints of the NoC (using links, routers, muxes, rated adapters, FIFOs, etc.). Between NoC components, packets are physically transported as cells across various interfaces, a cell being a basic data unit being transported. This is illustrated in Figure 11.1, with one master and one slave node, and one router in the request and response path.”</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Samsung Exynos 1280 System on Chip ¹
	 <p>FIGURE 11.1 NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 312-313.</p> <p>As a further illustration, the “Arteris NTTP protocol is packet-based” and the packets, which have “header and necker cells [that] contain information relative to routing, payload size, packet type, and the packet target address,” are “transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes”:</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Samsung Exynos 1280 System on Chip ¹
	<p data-bbox="514 266 919 303">11.3.1.2 Transport Layer</p> <p data-bbox="514 321 1709 740">The Arteris NTTP protocol is packet-based. Packets created by NIUs are transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes. All packets are comprised of cells: a header cell, an optional necker cell, and possibly one or more data cells (for packet definition see Figure 11.2; further descriptions of the packet can be found in the next subsection). The header and necker cells contain information relative to routing, payload size, packet type, and the packet target address. Formats for request packets and response packets are slightly different, with the key difference being the presence of an additional cell, the necker, in the request packet to provide detailed addressing information to the target.</p> <p data-bbox="514 764 632 797"><i>Id.</i> at 313.</p> <p data-bbox="514 846 1803 997">As yet a further illustration, packets in the Arteris NoC are “delivered as words that are sent along links and “[o]ne link (represented in Figure 11.1) defines the following signals,” which include “the current priority of the packet used to define preferred traffic class (or Quality of Service)” and “[f]low control”:</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

maximum cell-width (header, necker, and data cell) and the link-width. One link (represented in [Figure 11.1](#)) defines the following signals:

- **Data**—Data word of the width specified at design-time.
- **Frm**—When asserted high, indicates that a packet is being transmitted.
- **Head**—When asserted high, indicates the current word contains a packet header. When the link-width is smaller than single (SGL), the header transmission is split into several word transfers. However, the Head signal is asserted during the first transfer only.
- **TailOfs**—Packet tail: when asserted high, indicates that the current word contains the last packet cell. When the link-width is smaller than single (SGL), the last cell transmission is split into several word transfers. However, the Tail signal is asserted during the first transfer only.
- **Pres.**—Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in [Figure 11.2](#)).
- **Vld**—Data valid: when asserted high, indicates that a word is being transmitted.
- **RxRdy**—Flow control: when asserted high, the receiver is ready to accept word. When de-asserted, the receiver is busy.

This signal set, which constitutes the Media Independent NoC Interface (MINI), is the foundation for NTPP communications.

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Samsung Exynos 1280 System on Chip ¹																																							
	<p><i>Id.</i> at 313-314.</p> <p>As a further example, the packets sent in the Arteris NoC are “composed of cells that are organized into fields, with each field carrying specific information,” including “Pres,” “Slave address” and “Slave offset”:</p> <table><tr><th>Field</th><th>Size</th><th>Function</th></tr><tr><td>Opcode</td><td>4 bits/3 bits</td><td>Packet type: 4 bits for requests, 3 bits for responses</td></tr><tr><td>MstAddr</td><td>User Defined</td><td>Master address</td></tr><tr><td>SlvAddr</td><td>User Defined</td><td>Slave address</td></tr><tr><td>SlvOfs</td><td>User Defined</td><td>Slave offset</td></tr><tr><td>Len</td><td>User Defined</td><td>Payload length</td></tr><tr><td>Tag</td><td>User Defined</td><td>Tag</td></tr><tr><td>Prs</td><td>User defined (0 to 2)</td><td>Pressure</td></tr><tr><td>BE</td><td>0 or 4 bits</td><td>Byte enables</td></tr><tr><td>CE</td><td>1 bit</td><td>Cell error</td></tr><tr><td>Data</td><td>32 bits</td><td>Packet payload</td></tr><tr><td>Info</td><td>User Defined</td><td>Information about services supported by the NoC</td></tr><tr><td>Err</td><td>1 bit</td><td>Error bit</td></tr></table>	Field	Size	Function	Opcode	4 bits/3 bits	Packet type: 4 bits for requests, 3 bits for responses	MstAddr	User Defined	Master address	SlvAddr	User Defined	Slave address	SlvOfs	User Defined	Slave offset	Len	User Defined	Payload length	Tag	User Defined	Tag	Prs	User defined (0 to 2)	Pressure	BE	0 or 4 bits	Byte enables	CE	1 bit	Cell error	Data	32 bits	Packet payload	Info	User Defined	Information about services supported by the NoC	Err	1 bit	Error bit
Field	Size	Function																																						
Opcode	4 bits/3 bits	Packet type: 4 bits for requests, 3 bits for responses																																						
MstAddr	User Defined	Master address																																						
SlvAddr	User Defined	Slave address																																						
SlvOfs	User Defined	Slave offset																																						
Len	User Defined	Payload length																																						
Tag	User Defined	Tag																																						
Prs	User defined (0 to 2)	Pressure																																						
BE	0 or 4 bits	Byte enables																																						
CE	1 bit	Cell error																																						
Data	32 bits	Packet payload																																						
Info	User Defined	Information about services supported by the NoC																																						
Err	1 bit	Error bit																																						

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Samsung Exynos 1280 System on Chip ¹		
	<div> <div>StartOfs</div> <div>2 bits</div> <div>Start offset</div> </div> <div> <div>StopOfs</div> <div>2 bits</div> <div>Stop offset</div> </div> <div> <div>WrpSize</div> <div>4 bits</div> <div>Wrap size</div> </div> <div> <div>Rsv</div> <div>Variable</div> <div>Reserved</div> </div> <div> <div>CtlId</div> <div>4 bits/3 bits</div> <div>Control identifier, for control packets only</div> </div> <div> <div>CtlInfo</div> <div>Variable</div> <div>Control information, for control packets only</div> </div> <div> <div>EvtId</div> <div>User defined</div> <div>Event identifier, for event packets only</div> </div>		
	<p>FIGURE 11.2 NTTP packet structure.</p>		
	<p>Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 313, 314-315.</p>		

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Samsung Exynos 1280 System on Chip ¹
	<p>As further illustration, “[f]or the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2).” <i>Id.</i> at 318.</p> <p>As a further illustration, the Arteris NoC implements Quality of Service (QoS) to “provide[] a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic”; QoS, which includes guarantees of, for example, throughput and/or latency, “is achieved by exploiting the signal pressure embedded into the NTTP packet definition” where the “pressure signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed”; and the “pressure information will be embedded in the NTTP packet at the NIU level”:</p> <p>Quality of Service (QoS). The QoS is a very important feature in the inter-connect infrastructures because it provides a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic. Usually the end users are looking for guarantees on bandwidth and/or end-to-end communication latency. Different mechanisms and strategies have been proposed in the literature. For instance, in <i>Æthereal NoC</i> [11,24] proposed by NXP, a TDMA approach allows the specification of two traffic categories [25]: BE and GT.</p> <p>In the Arteris NoC, the QoS is achieved by exploiting the signal pressure embedded into the NTTP packet definition (Figures 11.1 and 11.2). The pressure</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Samsung Exynos 1280 System on Chip ¹
	<p>signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed. For example, we can imagine associating the generation of the pressure signal when a certain threshold has been reached in the FIFO of the corresponding IP. This pressure information will be embedded in the NTTP packet at the NIU level: packets that have pressure bits equal to zero will be considered without QoS; packets with a nonzero value of the pressure bit will indicate preferred traffic class.* Such a QoS mechanism offers immediate service to the most urgent inputs and variables, and fair service whenever there are multiple contending inputs of equal urgency (BE). Within switches, arbitration decisions favor preferred packets and allocate remaining bandwidth (after preferred packets are served) fairly to contending packets. When there are contending preferred packets at the same pressure level, arbitration decisions among them are also fair.</p> <p>The Arteris NoC supports the following four different traffic classes:</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Samsung Exynos 1280 System on Chip ¹
	<ul style="list-style-type: none"> • Real time and low latency (RTLL)—Traffic flows that require the lowest possible latency. Sometimes it is acceptable to have brief intervals of longer latency as long as the average latency is low. Care must be taken to avoid starving other traffic flows as a side effect of pursuing low latency. • Guaranteed throughput (GT)—Traffic flows that must maintain their throughput over a relatively long time interval. The actual bandwidth needed can be highly variable even over long intervals. Dynamic pressure is employed for this traffic class. • Guaranteed bandwidth (GBW)—Traffic flows that require a guaranteed amount of bandwidth over a relatively long time interval. Over short periods, the network may lag or lead in providing this bandwidth. Bandwidth meters may be inserted onto links in the NoC to regulate these flows, using either of the two methods. If the flow is assigned high pressure, the meter asserts backpressure (flow control) to prevent the flow from exceeding a maximum bandwidth. Alternatively, the meter can modulate the flows pressure (priority) dynamically as needed to maintain an average bandwidth. • Best effort (BE)—Traffic flows that do not require guaranteed latency or throughput but have an expectation of fairness.

U.S. Patent No. 7,594,052 (Radulescu & Goossens)
 “Integrated circuit and method of communication service mapping”

'052 Patent Claim	Samsung Exynos 1280 System on Chip ¹																																																																								
	<p>* Note that in the NTTP packet, the pressure field allows more then one bit, resulting in multiple levels of preferred traffic.</p> <p>Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 315-316.</p> <p>Connections within the Arteris NoC interconnect may be defined by a connectivity table:</p> <p>Connectivity Map → Interconnect Connections → Layout</p> <div><table><thead><tr><th>Column</th><th>Row</th><th>Modifications</th><th>Defer</th></tr></thead><tbody><tr><td>Audio/A/I/O</td><td>✓</td><td></td><td></td></tr><tr><td>BT/A/I/O</td><td>✓</td><td></td><td></td></tr><tr><td>CPULinkA/I/O</td><td>✓</td><td></td><td></td></tr><tr><td>CPULinkB/I/O</td><td>✓</td><td></td><td></td></tr><tr><td>Crypto/A/I/O</td><td>✓</td><td></td><td></td></tr><tr><td>DMA/A/I/O</td><td>✓</td><td></td><td></td></tr><tr><td>DSP/A/I/O</td><td>✓</td><td></td><td></td></tr><tr><td>Debug/A/I/O</td><td>✓</td><td></td><td></td></tr><tr><td>FromVideoNoC/A/I/O</td><td>✓</td><td></td><td></td></tr><tr><td>GPU/A/I/O</td><td>✓</td><td></td><td></td></tr><tr><td>MCU/A/I/O</td><td>✓</td><td></td><td></td></tr><tr><td>Modem/A/I/O</td><td>✓</td><td></td><td></td></tr><tr><td>PCIE/A/I/O</td><td>✓</td><td></td><td></td></tr><tr><td>PS/A/I/O</td><td>✓</td><td></td><td></td></tr><tr><td>USB2/A/I/O</td><td>✓</td><td></td><td></td></tr><tr><td>USB3/A/I/O</td><td>✓</td><td></td><td></td></tr><tr><td>WiFi/A/I/O</td><td>✓</td><td></td><td></td></tr></tbody></table><p align="right">DC-Topographical</p></div> <ul style="list-style-type: none">• Connectivity table defines interconnect connections within the floorplan• Routes must pass through available channels in the floorplan• Connectivity passes from initiator NIU to switch, to link, to RC buffers and finally to target NIU	Column	Row	Modifications	Defer	Audio/A/I/O	✓			BT/A/I/O	✓			CPULinkA/I/O	✓			CPULinkB/I/O	✓			Crypto/A/I/O	✓			DMA/A/I/O	✓			DSP/A/I/O	✓			Debug/A/I/O	✓			FromVideoNoC/A/I/O	✓			GPU/A/I/O	✓			MCU/A/I/O	✓			Modem/A/I/O	✓			PCIE/A/I/O	✓			PS/A/I/O	✓			USB2/A/I/O	✓			USB3/A/I/O	✓			WiFi/A/I/O	✓		
Column	Row	Modifications	Defer																																																																						
Audio/A/I/O	✓																																																																								
BT/A/I/O	✓																																																																								
CPULinkA/I/O	✓																																																																								
CPULinkB/I/O	✓																																																																								
Crypto/A/I/O	✓																																																																								
DMA/A/I/O	✓																																																																								
DSP/A/I/O	✓																																																																								
Debug/A/I/O	✓																																																																								
FromVideoNoC/A/I/O	✓																																																																								
GPU/A/I/O	✓																																																																								
MCU/A/I/O	✓																																																																								
Modem/A/I/O	✓																																																																								
PCIE/A/I/O	✓																																																																								
PS/A/I/O	✓																																																																								
USB2/A/I/O	✓																																																																								
USB3/A/I/O	✓																																																																								
WiFi/A/I/O	✓																																																																								

ARTERIS

ISPD 2018, 28 March 2018

Copyright © 2018 Arteris IP | 12

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

'052 Patent Claim

Samsung Exynos 1280 System on Chip¹

See Physical Interconnect Aware Network Optimizer, http://www.ispd.cc/slides/2018/s7_2.pdf, at slide 12.

As a further illustration, connections within the Arteris NoC may be classified by traffic class and traffic classes, including related to, for example, latency, may be mapped onto the Arteris interconnect topology:

Memory NoC:
Interconnect Topology – Traffic Classes

Classify your IP connections per class of traffic:

Best Effort (BE)	Image system
Low Latency (LL)	SRAM
High Bandwidth (HB)	Main/Coherency

Column						
Row						
Modifications						
Defer						
CSI/I/O		BE	BE	BE	BE	
DSI/I/O		BE	BE	BE	BE	
FromCohNoCMem/I/O	LL	HB	HB	HB	HB	✓
FromMainNoC/I/O	LL	HB	HB	HB	HB	✓
ISP/I/O		BE	BE	BE	BE	

ARTERIS^{IP}

ISPD 2018, 28 March 2018

Copyright © 2018 Arteris IP | 13

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Samsung Exynos 1280 System on Chip ¹
	<p>Memory NoC: Traffic classes are mapped onto logical interconnect topology</p> <div style="display: flex; justify-content: space-around;"> </div>

ARTERIS IP

ISPD 2018, 28 March 2018

Copyright © 2018 Arteris IP | 16

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Samsung Exynos 1280 System on Chip ¹
	<div data-bbox="541 302 1289 355"> <h2 style="color: orange;">Memory Access Traffic Classes</h2> </div> <div data-bbox="552 370 1434 906"> <div data-bbox="1144 378 1423 516"> <ul style="list-style-type: none"> — Cache Coherent (CC) — Low Latency (LL) — High Bandwidth (HB) — Best Effort (BE) </div> </div> <div data-bbox="1480 370 1822 914"> <ul style="list-style-type: none"> • Cache Coherent (CC) within Compute Cluster • Low Latency (LL) to SRAM • High Bandwidth (HB) to DRAM & Cache Fill • Best Effort (BE) for Peripherals & DMA • QoS for Video • Multiple functional NoCs interacting • Physically Constrained </div> <div data-bbox="506 979 642 1006" style="margin-top: 20px;"> ARTERISIP </div> <div data-bbox="1098 984 1253 1002" style="margin-top: 20px;"> ISPD 2018, 28 March 2018 </div> <div data-bbox="1638 984 1866 1002" style="margin-top: 20px;"> Copyright © 2018 Arteris IP 11 </div> <div data-bbox="489 1070 1894 1146" style="margin-top: 20px;"> <p>See Physical Interconnect Aware Network Optimizer, http://www.ispd.cc/slides/2018/s7_2.pdf, at slides 11, 13, 16.</p> </div>